


Form PTO-1449
(Rev. 8-83)U.S. Department of Commerce
Patent and Trademark Office

Atty. Docket No.: 0756-1974

Serial No.: 09/321,715

INFORMATION DISCLOSURE STATEMENT

(Use several sheets if necessary)

Applicant: Yashuhiko TAKEMURA et al.

Filing Date: May 28, 1999

Group: 2822

U.S. PATENT DOCUMENTS

Examiner Initial*	Document Number	Date	Name	Class	Subclass	Filing Date (if appropriate)
3	5,091,334	2/25/92	Yamazaki et al.	437	101	3/5/90
3	5,262,350	11/16/93	Yamazaki et al.	437	170	7/1/92
3	5,591,987	1/7/97	Yamazaki et al.	257	57	8/14/92
3	5,543,352	8/6/96	Ohtani et al.	437	101	11/16/94
3	5,585,291	12/17/96	Ohtani et al.	437	40	11/29/94
3	5,612,250	3/18/97	Ohtani et al.	437	101	6/7/95
3	5,705,829	1/6/98	Miyanaga et al.	257	66	1/26/96
3	5,859,443	1/12/99	Yamazaki et al.	257	65	6/6/95
3	5,882,960	3/16/99	Zhang et al.	438	166	8/15/97
3	5,895,933	4/20/99	Zhang et al.	257	49	6/3/97

FOREIGN PATENT DOCUMENTS

Document Number	Date	Country	Class	Subclass	Translation Yes No

OTHER DOCUMENTS (Including Author, Title, Date, Pertinent Pages, Etc.)

3	Stanley Wolf., Ph.D, et al. "Silicon Processing for the VLSI ERA", vol. 1: process technology, Lattice Press, pp. 216-218

Examiner:

Yung A. Lin

Date Considered:

06/00

*EXAMINER: Initial if citation considered, whether or not citation is in conformance with MPEP 609; Draw line through citation if not in conformance and not considered. Include copy of this form with next communication to applicant.